APPLICATION NOTE

- TDA8769HW -
12-BIT HIGH-SPEED A/D CONVERTER DEMONSTRATION BOARD

AN/10261-1

Philips
Semiconductors

PHILIPS

APPLICATION NOTE

- TDA8769HW -
12-BIT HIGH-SPEED A/D CONVERTER
DEMONSTRATION BOARD

AN/10261-1

Author:
Stéphane JOUIN
stephane.jouin@philips.com

System & Application Data Converter - Caen
FRANCE

Keywords:
TDA8769HW/8
TDA8769HW/10
Demoboard
12-bit ADC
High speed
Application Note

Date: September 2003

REVISION HISTORY

REVISION	DATE	EDITOR	REFERENCE	REMARKS
1.0	September 2003	Stéphane JOUIN	AN/10261-1	- TDA8769HW - DEMONSTRATION BOARD

Users are responsible for ensuring that they use the correct version of this document.

CONTENTS

SUMMARY

The **TDA8769** is a 12-bit high-speed **A**nalog-to-**D**igital **C**onverter optimized for GSM/EDGE, W-CDMA and CDMA2000 radio transceiver, high data rate radio and other applications such as advanced FM radio and professional imaging. It converts an analog input signal into 12 bits binary or into two's complement digital words at a maximum sampling rate of 105 Mega sample per second.

Two versions of the **TDA8769** device exist in HTQFP48 package of which a representation is given on **Figure 1**: the **TDA8769HW/8** and the **TDA8769HW/10** corresponding respectively to the clock frequencies of 80 and 105Msps.



- Figure 1. HTQFP48 Packages -

This **A**pplication **N**ote describes the design and the realization of the **Demonstration Board** using the **TDA8769HW** (PCB n° 1020-2C) with an application environment.

1. MAIN FEATURES OF THE TDA8769HW:

The **TDA8769HW** is a 12-bit **A**nalog-to-**D**igital **C**onverter. It can convert a typical analog input signal into 12 bits binary digital words at a maximum sampling rate of 105Msps with a typical power dissipation of 860mW.

The **TDA8769HW** codes the binary or the two's complement digital words on 3.3V CMOS digital outputs. On **Figure 2** is shown the block diagram and the main specifications points are:

- Clock frequency: 80/105Msps.
- Output voltage: 3.3V.
- Power dissipation (typical): 860mW.
- Accuracy: 12-bit.
- Supply: 5V with output stages at 3.3V.
- Compatibility: input: CMOS,
  output: TTL and CMOS (3.3V).



- Figure 2. TDA8769 block diagram -

2. PRINCIPLE AND DESCRIPTION OF THE BOARD:

The principle of the **Demo**nstration **Board** for the **TDA8769**, which is described in this **A**pplication **N**ote, is shown on **Figure 3**.



- Figure 3. Functional block diagram of Demoboard -

The different blocks of the **Demoboard** are:

- The power **supply regulators** used to supply all the circuitry on the board.
- A **RF transformer** transforming the single analog signal applied on the board into a symmetrical differential analog signal on the ADC analog inputs .
- A **full-scale control** adjusting the ADC full-scale from supply regulators.
- A **probe connector** for connecting probes to a logic analyser.
- A **TDA8769HW** **A**nalog-to-**D**igital **C**onverter converting an analog signal into 12 bits binary digital words.

The **Demoboard** works with a single $+12V_{DC}$ external power supply. All circuitry is protected from reverse polarity. The right supply plugging is indicated by a green LED.

The sample clock signal on the **Demoboard** must be supplied by plugging a square wave signal generator to the **CLK** SMA connector. The output impedance of this generator must be 50Ω.

3. OVERVIEW OF THE BOARD:

The whole implantation of the **TDA8769HW Demoboard** version is shown on **Figure 4**.



- Figure 4. Overview of Demoboard -

The different connectors, potentiometers, switches, lights and test-points available on the board are:

- **For the general power supply:**

1. A two-points PHOENIX connector **J5** for **$12V_{DC}$** and **GND**.
2. A test-point **TM1** to control the **VCC** supply voltage.
3. A test-point **TP1** to control the **VCCO** supply voltage used only by the ADC output stages.
4. A **PWR** green light **D2** to indicate the right supply plugging.

- **For the DC level control:**

1. A potentiometer **P1** to adjust the **CMADC** common mode of the ADC when the switch **S1** is on **EXT**.
2. A test-point **TB1** to control the **CMADC** common mode ADC value.

- **For the full-scale control:**

1. A switch **S3** to choose the internal or the **EXT** external reference voltage.
2. A potentiometer **P2** to adjust the **VREF** reference voltage when the switch **S3** is on **EXT**.
3. A test-point **TB2** to control the **VREF** reference voltage value.

- **For the evaluation of the TDA8769HW:**

1. A SMA **J1** connector with 50Ω equivalent impedance for the analog input signal **IN**.
2. A SMA **J2** connector with 50Ω for the ADC external clock input **CLK**.
3. A switch **S6** to choose the ADC two's complement outputs by the input **OTC**.
4. A switch **S7** to enable the ADC outputs by the input **CEN**.
5. A switch **S1** to enable the sample-and-hold by the input **SH**.
6. Two switches **S4** and **S5** to enable the complete conversion output signal **CCS** or to add a delay between this signal and the ADC digital outputs **D0** to **D11**.
7. An **IR** bicolor light **D3** to indicate the in or out of range of the analog input signal applied.

- **For the reconstruction of the analog input waveform:**

1. A probe array connector **J4** corresponding to the ADC digital outputs **D0** to **D11**, the complete conversion signal **CCS** and the out of range of the analog input signal **IR** is available to connect the logic analyser which acquires the data.
2. A SMA **J3** connector with 50Ω corresponding to the input clock of the logic analyser **TRIG**.

4. PCB DESIGN:

The design is made on a multilayer **P**rinted **C**ircuit **B**oard. The technological concept used to make this PCB is given on **Figure 5**.



- Figure 5. PCB structure -

Three physical copper layers are used. The first layer (Cu layer with SnPb layer) is the signal layer which contains the microstrip lines. The second layer (Cu layer) is made of the ground planes corresponding to the signal layer. The third layer is designed specially for the power supply wires.

The metallic hole technique is used to make all the necessary interconnections between the layers. The dielectric substrate is an Epoxy Glass resin with a relative permittivity (e_r) of 4.7 and a first layer thickness (t) of 47µm (≈1.8mils). The substrate thickness (H) is 178µm (≈7mils) between the first and the second layer.

4.1 MICROSTRIP LINES:

To calculate the width (**W**) of these 50Ω matched lines, the Kaup's relation was used:

$$W = \frac{5.98H}{0.8e^{\frac{Zo\sqrt{e_r}+1.41}{87}}} - \frac{t}{0.8},$$

(Accurate to within 5% when $0.1 < \frac{W}{H} < 3.0$ and $1 < e_r < 15$).

hence:

W » 285.8µm (»11mils),

where:

Zo = 50Ω,
t = 47µm (≈1.8mils),
H = 178µm (≈7mils),
e_r = 4.7.

4.2 POWER SUPPLY WIRE:

To reduce the voltage fluctuation effects due to switching currents inside the integrated circuits, the power supply wires are designed with a low characteristic impedance of microstrip lines in order to obtain a small equivalent inductance.

4.3 ANALOG AND DIGITAL RETURN GROUND POINT:

To minimise the noise due to capacitive coupling between the analog input and the digital output parts of the ADC, two separate ground planes are designed on all layers and are connected together through an inductor.

5. SPECIAL FEATURES OF THE APPLICATION BOARD:

5.1 ADC ANALOG INPUTS VI AND VIN:

The dynamic ADC analog signals **VI** and **VIN** are connected through a 1:1 RF wideband transformer and a 220nF AC coupling to the external generator via the **IN** SMA connector. This connector is adapted by a 50Ω microstrip line and is connected to a 100Ω resistor. This value is calculated to have 50Ω equivalent ending: A 100Ω resistor connected between both ADC analog inputs ensures a 50Ω matching and creates an analog virtual ground. Thereby with a transformer ratio of 1:1 and with the two 100Ω resistors, the equivalent impedance ending is 50Ω. The combination of the C capacitor and the R/2 equivalent impedance on the transformer primary forms a high-pass filter of which the -3dB cut-off frequency is determined by the relation:

$$f_{-3dB} = \frac{1}{\pi RC}.$$

The peak-to-peak magnitude nominal value $\mathbf{VI_{p.-p}}$ of the dynamic input signal is dependent on the VREF reference voltage applied on the corresponding pin of the device. With the typical values of VREF reference (VCC-1.75V), the $\mathbf{VI_{p.-p}}$ of the dynamic input signal is 1.9V. The quantum of the **TDA8769** is defined by:

$$q = \frac{VI_{p.-p}}{2^{12} - 1},$$

hence,

$$\mathbf{q \approx 463 mV}.$$

The sample-and-hold mode is chosen with the switch **S1**. The sample-and-hold selection is given on **Table 1**.

SH	Sample-and-hold	Frequency	Switch
1 (ON)	active	$7MHz \leq f_{clk} \leq 105MHz$	
0	inactive; tracking mode	$f_i \leq 1MHz$	

- Table 1: Sample-and-hold selection -

5.2 DATA OUTPUTS D0 TO D11:

All data outputs of the **TDA8769** are 3.3V CMOS compatible and they are directly addressed to a probe array connector. The guaranteed levels with the maximum load capacitance (C_L = 10pF) are:

$$V_{OL}max = 0.5V,$$

$$V_{OH}min = VCCO-0.5V,$$

The typical output transient time (measured on one demoboard) is:

$$t_{T(10\%-90\%)} = 6ns.$$

The output slew-rate can be estimated from the relation:

$$\frac{dV}{dt} = \frac{80\%(V_{OH} - V_{OL})}{t_{T(10\%-90\%)}},$$

hence:

$$\mathbf{\frac{dV}{dt} \approx 383mV / ns}.$$

The bit switching current is calculated from the relation:

$$I_o = C_L . \frac{dV}{dt},$$

hence:

$$\mathbf{I_o = 3.83mA / bit},$$

where:

C_L = 10pF.

For the 12-bit ADC, the full-scale transition switching current is given by:

$$I_{FS} = n.I_o,$$

hence:

$$\mathbf{I_{FS} \approx 46mA},$$

where:

n: number of bits.

The output buffers of the **TDA8769** are designed to support these values. In the case where the load capacitance is higher than 10pF per bit, it is necessary to put a limiting serial resistor to adapt the slew-rate and to protect the ADC output buffers.

The switch **S6** corresponding to the two's complement input **OTC** allows the choice of either the binary or the *two's complement* digital words as shown in **Table 2** (in fact, *the two's complement* digital words correspond to the binary digital words with the inverted MSB **D11**). The *two's complement* mode is enabled when the switch **S6** is on **ON**.

Step	IR	Binary outputs bits D11 to D0	*Two's complement* output bits D11 to D0
U/F	0	000000000000	100000000000
0	1	000000000000	100000000000
1	1	000000000001	100000000001
.	.	.	.
2047	1	011111111111	111111111111
.	.	.	.
4094	1	111111111110	011111111110
4095	1	111111111111	011111111111
O/F	0	111111111111	011111111111

- Table 2: Binary/Two's complement output coding -

The switch **S7** corresponding to the output enable input **CEN** allows either to enable the outputs or to put them in high impedance state when it is on **OFF**.

In the **Table 3** is given the relationship between the different choices.

OTC	CEN	D11 to D0	IR	Switches
X	1 (OFF)	high impedance		
0	0	binary	active	
1 (ON)	0	*two's complement*	active	

- ***Table 3: Selection mode*** -

5.3 COMPLETE CONVERSION SIGNAL CCS:

The complete conversion signal **CCS** pin is directly connected to the probe array connector **J4**.

The switchs **S4** and **S5** corresponding to complete conversion delay **DEL0** and **DEL1** allow either to disable the complete conversion signal **CCS** output signal or to put a delay between this signal and the output data **D0** to **D11**. The timing diagram is shown on **Figure 6**.



- Figure 6. CCS timing diagram -

On the **Table 4 and 5** are given the relationship between the different states.

DEL1	DEL0	CCS	t_{cd}	Switches
0	0	high impedance	-	

- ***Table 4: Complete conversion signal states and delays(1/2) -***

DEL1	DEL0	CCS	t_{cd}	Switches
1 (ON)	0	active	0ns	
0	1 (ON)		1.2ns	
1 (ON)	1 (ON)		2.2ns	

- ***Table 5: Complete conversion signal states and delays(2/2)*** -

5.4 IR-RANGE OUTPUT IR:

The in-range output **IR** pin is directly connected to the probe array connector **J4**. When the underflow or overflow of the **VI** analog input signal is detected, the level is low. The functional diagram is shown on **Figure 7**.



- Figure 7. IR waveform -

5.5 ADC ANALOG, DIGITAL AND OUTPUT STAGES POWER SUPPLIES:

Two power supplies of 5V and 3.3V are necessary to supply the **TDA8769** respectively for the analog and digital pins and for the output stages.

To ensure a good bypassing at low and high frequencies, the use of several different parallel capacitors is required and SMD bypass π type filters are implanted on the board near the ADC on each power pin.

5.6 FULL-SCALE CONTROL:

The full-scale control is supplied either by the **TDA8769** (from $\mathbf{FS_{ref}}$ pin) or by the potentiometer **P2** and the resistors **R4** and **R55** when the switch **S3** is on **EXT** ( ). The test-point **TB2** allows to control the voltage value of **VREF**. The value of the reference voltage is given by:



VREF = VCC - 1.75V.

6. ENVIRONMENT CIRCUITS:

6.1 GENERAL POWER SUPPLY:

An IC voltage regulator **IC2** is used directly mounted on the board and it is supplied from an external DC power unit of $12V_{DC}$/250mA for **TDA8769**. Nevertheless, the external voltage can range from $10V_{DC}$ to $15V_{DC}$. From the IC voltage regulator output, a second voltage is created to supply only the output buffers of the device.

The regulation and the stabilisation of all circuitry come from the voltage value obtained after the protection diode **D1**. A stabilised voltage **VCC** of 5V is made from the MC7805D2T voltage regulator **IC2**. From the **VCC**, a second voltage **VCCO** of 3.3V, supplying the ADC output buffers, is made from the LM317D2T adjustable voltage regulator **IC3**. The **VCCO** voltage value is given by the relation:

$$VCCO = 1.25\left(1 + \frac{R7}{R8}\right) + I_{ADJ}R7$$

where:

I_{ADJ} = 50µA.

The distribution of voltages is:

VCC used for:	**VCCO used for:**
ADC digital and analog supply voltages.	ADC output stages supply voltage.

The BYD17G Silicon diode **D1** ensures the protection of all the circuitry from reverse polarities. The right supply plugging is indicated by a green LED **D2**.

6.2 CLOCK GENERATION:

On the Demoboard, the **CLK1** connector **J2** allows to drive the ADC clock input CLK only with TTL/CMOS compatible levels. The complementary clock input CLKN is directly connected to the digital ground.

Nevertheless, the **TDA8769** itself can work with several logic families and can work with an AC signal given on **Table 6**.

Logic family	CLK	CLKN
PECL	PECL	$3.65V_{DC}$
	$3.65V_{DC}$	PECL
	PECL	PECL
TTL/CMOS	TTL/CMOS	GNDD
	GNDD	TTL/CMOS
AC	$0.5V_{p.-p}$	$0.5V_{p.-p}$

- Table 6: Logic families and AC signal -

With:

PECL:	**CMOS:**	**TTL:**	**AC:**
V_{IL} = 3.52V, V_{IH} = 3.83V.	V_{IL} = 0.5V, V_{IH} = VCC-0.5V.	V_{IL} = 0.8V, V_{IH} = 2.0V.	V = $1V_{p.-p}$.

For these logic families, different clock interface circuits can be adopted to drive the clock of the **TDA8769**.

About the PECL driving, two examples using a PECL single-ended/differential interface are given on **Figures 8 and 9**.



- Figure 8: First Example of PECL single-ended/differential interface -

A low skew PECL differential receiver can be used to translate directly the PECL single-ended into PECL differential signal connected to the **TDA8769** clock inputs. To preserve a duty cycle low skew on the differential clock signal, the transmission lines must have the same length which must be shorter than 1inch/2.54cm.



- Figure 9: Second Example of PECL single-ended/differential interface -

The PECL differential receiver must be located close to the **TDA8769** clock inputs. The offset voltage is restored on the CLKN clock input through the inductance L and the capacitor C from the QN PECL differential receiver output. The transmission line between the Q PECL differential receiver output and the CLK input of the device must be shorter than 1inch/2.54cm.

About the TTL(CMOS) driving, two examples using a TTL(CMOS)/TTL(CMOS) or a TTL/PECL interface are given on **Figure 10 and 11**.



- Figure 10: Example of TTL(CMOS)/TTL(CMOS) interface -

The simple interface uses a TTL(CMOS) buffer/driver connected on the CLK clock input. In this case, the CLKN clock input is connected to the digital ground.



- Figure 11: Example of TTL/PECL interface -

A TTL to differential PECL translator can be used to make the adaptation between the TTL clock and the **TDA8769** clock inputs.

About the AC driving, two examples using a AC single-ended/differential or a RLC interface are given on **Figure 12 and 13**.



- Figure 12: Example of AC single-ended/differential interface -

With the RF transformer of 1:1 ratio, the primary load resistor must be chosen to match the source impedance. In this case, the **TDA8769** input impedance can be eliminated for the calculation. The supplied peak to peak amplitude delivered by the source signal must be higher than $1V_{p.-p}$. The DC level voltage on the middle point of the transformer secondary is fixed by the resistor bridge R1 and R2. To ensure a sufficient stability of the DC level, the current in the resistor bridge must be higher than the specified high level input clock current I_{IH} of the device ($10.I_{IH}$ for example). The dynamic ground is ensured on the middle point by a wide-band decoupling C (4.7µF in parallel with a 100nF capacitor for example).



- Figure 13: Example of RLC interface -

The dynamic equivalent clock input circuit is given on the **Figure 14**.



- Figure 14: Equivalent clock input -

At the clock frequency used, the following condition must be respected:

$$\frac{1}{C\omega_o} \langle\langle |Z_{IN}|,$$

where:

F_o = clock frequency ($\omega_0 = 2\pi F_0$),

$$|Z_{IN}| = \frac{RL\omega_o}{\sqrt{R^2 + L\omega_o^2}}.$$

Therefore, if the resistor value R is sufficiently high, the inductance value L can be chosen in order to obtain the matching impedance on the output generation clock circuit.

The jitter value of the clock signal must be low otherwise some sampling errors can appear. The jitter value can be calculated from the slope of the sinewave input signal. The sinewave input signal is given by:

$$v(t) = \frac{vi_{FS}}{2}.\sin(2.p.f_i.t),$$

where:

$vi_{FS} = 2^n.q$	: ADC full scale,
n	: ADC bit number,
f_i:	: input signal frequency.

So, the slope of the sinewave is:

$$\Delta v(t) = \Delta t.\frac{\P v(t)}{\P t} = \Delta t.\frac{vi_{FS}}{2}.2.p.f_i.\cos(2.p.f_i.t).$$

The slope is maximum at t_0=0 (middle of the input full scale):

$$\Delta v(t_0) = \Delta t_0.vi_{FS}.p.f_i,$$

hence:

$$\Delta t_0 = \frac{\Delta v(t_0)}{2^n.q.p.f_i}.$$

For example, to have a jitter below the quantum ($\Delta v(t_0) = q$), it must be inferior to:

$$\mathbf{\Delta t_0 < 1.48ps},$$

with:

n = 12,
f_i = 52.5MHz.

7. OPERATING MODE:

An external power unit of $12V_{DC}$/250mA for **TDA8769** is required to supply the **Demoboard**. However, the board is able to work between $10V_{DC}$ and $15V_{DC}$.

DC voltage of **P2** (VREF) is locked in the **Sy**stem **& A**pplication **D**ata **C**onverter **L**aboratory in **C**aen before delivery to be in accordance with the product specification.

So:

VREF = VCC-1.75V,

But the **VREF** value may be modified by the user to obtain different full-scale of input analog signals.

7.1 EXTERNAL SINGLE CLOCK OPERATION (OPTIONAL):

When an external 50Ω square clock generator is connected to connector **J3**, the required clock levels are:

$$V_{CLKH}\ \mathbf{min = 2.0V},$$

$$V_{CLKL}\ \mathbf{max = 0.8V}.$$

8. PERFORMANCES:

An evaluation of the **TDA8769HW** ADC performances was made with the **Demoboard** environment on Philips's dynamic, the bench block diagram of which is given on **Figure 15**.



- Figure 15. CAEN's dynamic bench block diagram -

The position of switches used for this evaluation is given on **Figure 16**.



- Figure 16. Position of switches used -

8.1 DEFINITION OF THE MEASURING PARAMETERS:

To evaluate the ADC performances on the Demoboard, the CAEN dynamic bench uses the **F**ast **F**ourier **T**ransform for dynamic parameters from the sample signal.



- Figure 15. FFT -

According to the FFT shown on **Figure 15**, the main dynamic parameters are:

- The **T**otal **H**armonic **D**istortion is the ratio between the RMS signal amplitude and the RMS sum of the first five harmonics. From the power spectrum of FFT, the **THD** is calculated from the relation:

$$THD_{dBc} = 20 \times \log_{10} \frac{x[j]}{\sqrt{\sum_{i=2}^{6} x^2[i \times j]}}.$$

Where:

$x[j]$: fundamental component corresponding with the j spectrum component,

$x[i \times j]$: component of harmonic i.

- The **S**purious **F**ree **D**ynamic **R**ange is the ratio between the RMS signal amplitude and the RMS value of the highest spectrum component (harmonic or noise). From the FFT, the **SFDR** is calculated from the relation:

$$SFDR_{dB} = 20 \times \log_{10} \frac{x[j]}{MAX(x[i])}.$$

Where:

$x[i]$: spectrum component i with $i \in [2:\frac{N}{2}]$ (N: number of samples) and $i \neq x[j]$.

- The **SI**gnal to **N**oise **A**nd **D**istortion ratio is the ratio between the RMS signal amplitude and the RMS sum of all the other spectral components. From the FFT, the **SINAD** is calculated from the relation:

$$SINAD_{dB} = 20 \times \log_{10} \frac{x[j]}{\sqrt{\sum_{i=2, i \neq j}^{\frac{N}{2}} x[i]}}.$$

- The **S**ignal to **N**oise **R**atio is the ratio between the RMS signal amplitude and the RMS sum of all the other spectral components without harmonic used in the **THD** relation. From the FFT, the **SNR** is calculated from the relation:

$$SNR_{dB} = 20 \times \log_{10} \frac{x[j]}{\sqrt{\sum_{i=2, i \neq j \times [1:6]}^{\frac{N}{2}} x[i]}}.$$

- The **E**ffective number of bit is calculated by the relation (valid to NYQUIST condition):

$$E_{BIT} = \frac{SINAD - 10 \times \log_{10} \frac{3}{2}}{20 \times \log 2}.$$

8.2 MEASUREMENT OF THE 80MSPS VERSION (TDA8769HW/8) AT 21.4MHZ INPUT SIGNAL:

This version of the **Demoboard** is evaluated with the following measurement conditions:

Input frequency:	21.4MHz.
Waveform:	Sinewave.
Magnitude:	Full Scale.
Antialiasing Filter:	Yes
Clock frequency:	80Msps.
Output format:	Binary.

The typical results and the corresponding diagrams obtained with these conditions are given on **Figure 18**



- Figure 18. FFT results at 21.4MHz@80Msps -

8.3 MEASUREMENT OF THE 80MSPS VERSION (TDA8769HW/8) AT 50MHZ INPUT SIGNAL ON 5MHZ OF BANDWIDTH:

This version of the **Demoboard** is evaluated with the following measurement conditions:

Input frequency:	50MHz.
Waveform:	Sinewave.
Magnitude:	Full Scale.
Antialiasing Filter:	Yes
Clock frequency:	80Msps.
Output format:	Binary.

The typical results and the corresponding diagrams obtained with these conditions are given on **Figure 19**



- Figure 19. FFT results at 50MHz@80Msps on 5MHz of bandwidth -

8.4 MEASUREMENT OF THE 105MSPS VERSION (TDA8769HW/10) AT 21.4MHZ INPUT SIGNAL:

This version of the **Demoboard** is evaluated with the following measurement conditions:

Input frequency:	21.4MHz.
Waveform:	Sinewave.
Magnitude:	Full Scale.
Antialiasing Filter:	Yes
Clock frequency:	105Msps.
Output format:	Binary.

The typical results and the corresponding diagrams obtained with these conditions are given on **Figure 20**



- Figure 20. FFT results at 21.4MHz@105Msps -

8.5 MEASUREMENT OF THE 105MSPS VERSION (TDA8769HW/10) AT 78MHZ INPUT SIGNAL ON 5MHZ OF BANDWIDTH:

This version of the **Demoboard** is evaluated with the following measurement conditions:

Input frequency:	78MHz.
Waveform:	Sinewave.
Magnitude:	Full Scale.
Antialiasing Filter:	Yes
Clock frequency:	105Msps.
Output format:	Binary.

The typical results and the corresponding diagrams obtained with these conditions are given on **Figure 21**



- Figure 21. FFT results at 78MHz@105Msps -

9. DEMOBOARD FILES:

9.1 TDA8769HW VERSION:

All documents needed for the realization of this Demoboard are given on **Figures 22 to 27**.

- Electrical diagram.
- Topside component implantation.
- Underside component implantation.
- Topside component layout 1.
- Internal ground plane layout 2.
- Underside component layout 3.

9.2 COMPONENTS LIST:

The components list with their values and references for all versions is given on **Tables 7 to 8**.



- Figure 22. TDA8769HW Demoboard electrical diagram -



- Figure 23. TDA8769HW topside component implantation -



- Figure 24. TDA8769HW underside component implantation -



- Figure 25. Topside component layout (signal layer 1) -



- Figure 26. Internal plane layout (ground layer 2) -



- Figure 27. Underside component layout (supply layer 3) -

REF	VALUE	COMPONENT	TYPE	MANUFACTURER
C1	220nF	CAPACITOR	C0805	PHILIPS
C2	330nF	"	"	"
C3	100nF	"	"	"
C4	100nF	"	"	"
C5	100nF	"	"	"
C6	100nF	"	"	"
C7	22µF/20V	"	293D/C	SPRAGUE
C8	4.7µF/16V	"	293D/A	‘
C9	470nF	"	C0805	PHILIPS
C10	1µF	"	C1206	"
C11	330nF	"	C0805	"
C12	10nF	"	"	"
C13	330nF	"	"	"
C14	330nF	"	"	"
C15	100nF	"	"	"
C16	10nF	"	"	"
C17	10nF	"	"	"
C18	10nF	"	"	"
C19	10nF	"	"	"
C20	10nF	"	"	"
D1		DIODE	BYD17G	PHILIPS
D2		GREEN LED	LGT679-CO	SIEMENS
D3		RED/GREEN LED	LSGT670	"
TR1		RF TRANSFORMER	ADT1-1WT	MINI-CIRCUIT
FL1	2nF	Π FILTER	4700-003-S	TUSONIX
FL2	2nF	"	"	"
FL3	2nF	"	"	"
FL4		HF70ACB-453215T	C1812	PHILIPS
IC1		ADC	TDA8769HW	PHILIPS
IC2		VOLTAGE REGULATOR	MC78M05CDT	MOTOROLA
IC3		TERMINAL ADJUSTRABLE REGULATOR	LM317MDT	NATIONAL SEMICONDUCTOR
IC4		PICOGATE INVERTER	74AHC1GU04GW	PHILIPS
J1	50Ω	CONNECTOR	SMA	RADIALL
J2	50Ω	"	"	"
J3	50Ω	"	"	"
J4		"	PCN12A-44P	HIROSE

- Table 7. List of components(1/2) -

REF	VALUE	COMPONENT	TYPE	MANUFACTURER
J5		'	MSTBA2.5	PHOENIX
S1		SWITCH	1C2P	SECME
S3		'	'	'
S4		'	'	'
S5		'	'	'
S6		'	'	'
S7		'	'	'
P2	1KΩ	POTENTIOMETER	3224W	BOURNS
R1	100Ω	RESISTOR	0805	PHILIPS
R2	50Ω	'	1206	'
R4	2.4kΩ	'	0805	'
R5	1.2kΩ	'	'	'
R6	750Ω	'	'	'
R7	300Ω	'	'	'
R8	240Ω	'	'	'
R9	50Ω	'	'	'
R10	150Ω	'	'	'
R11	150Ω	'	'	'
TM1		MEASUREMENT POINT		KEYSTONE
TM2		'		COMATEL
TM3		'		'

- Table 8. List of components(2/2) -

10. ALGORITHMS USED:

The FFT functions written for Matlab® version 5.2 used **only** for the Demoboard evaluation are given below. The adcfft function works with fclk>fi (fs>fin).

```
function adcfft(sample,n,fs,fin)
%ADCFFT processes the fft from the binary ADC sample signal.
%   ADCFFT(SAMPLE,N,FS,FIN) returns the DFT plot and others informations.
%   SAMPLE must be the matrix of ADC sample signal.
%   N must be the ADC number of bits.
%   FS must be the ADC sample frequency (in MHz) with precision.
%   FIN must be the ADC input signal frequency (in MHz) with precision.
%
%   Example
%       adcfft(data,10,40.07792379,4.430000)
%                   returns the DFT plot, the fondamental, the
%                   sixth first harmonics, the THD, the SINAD,
%                   the SNR, the SFDR and the E values.
%
%   THD: Total Harmonic Distortion (with second to sixth harmonics).
%   SINAD: SIgnal to Noise And Distortion ratio.
%   SNR: Signal to Noise Ratio.
%   SFDR: Spurious Free Dynamic Range.
%   E: Effective number of bit without correction.

%   Copyright (c) 1998/2002 S&A-DCPL Philips Semiconductors
%   $Revision: 4.0 $ $Date: 15/V/2002 $

%   Written by Stephane Jouin

d=length(sample);
x=linspace(0,fs,d);
Pxx=abs(fft(sample,d)).^2/d;
Pxxl=10*log10(Pxx);
mindb=min(Pxxl);
first=Pxxl(1);
Pxxl(1)=0;
maxdb=max(Pxxl);
max2db=0;
for i=2:(d/2)+1
```

```
    if maxdb~=Pxxl(i)
        if max2db<Pxxl(i)
            max2db=Pxxl(i);
        end
    end
end
Pxxl(1)=first;
Pxxl=Pxxl-maxdb;

%Process of six first harmonics (with fondamental)
nh=6;
ep=0;
for i=1:nh
    for j=1:i+2
        if i*fin>fs/2
            ep=abs(i*fin-j*fs);
        else
            ep=i*fin;
        end
        if ep<=fs/2
            for q=2:length(x)
                if ep>=x(q-1)
                    if ep<=(q+1)
                        h(i)=ep;
                        ph(i)=Pxx(q);
                    end
                end
            end
        end
    end
end

%THD: (with the 'nh-1' first harmonics)
sh=0;
for i=2:nh
    sh=sh+ph(i);
end
thd=10*log10(ph(1)/sh);

%SFDR:
sfdr=max2db-maxdb;
```

```
%SINAD:
sn=0;
for i=2:(d/2)+1
    sn=sn+Pxx(i);
end
sn=sn-ph(1);
sinad=10*log10(ph(1)/sn);

%SNR:
for i=2:nh
    sn=sn-ph(i);
end
snr=10*log10(sum(ph)/sn);

%E:
e=(sinad-10*log10(3/2))/(20*log10(2));

%Plot
plot(x,Pxxl);
xlabel('Frequency(MHz)');
ylabel('Power Spectrum(dBc)');
title(['FFT: Size: ',num2str(d,10),'samples/fclk: ',num2str(fs,10),'MSPS/fi: ',num2str(fin,10),'MHz'])
for i=1:nh
    text(0,(-4*i)-i+1,[num2str(i),'fi: ',num2str(h(i),3),'MHz',': ',num2str(10*log10(ph(i))-
maxdb,4),'dBc']);
    text(h(i),(10*log10(ph(i))-maxdb),[num2str(i)],'FontSize',8);
end
text(0,(-4*i)-12,['THD(',num2str(nh-1),'H.):',num2str(thd,4),'dBc']);
text(0,(-4*i)-17,['SFDR:',num2str(sfdr,4),'dBc']);
text(0,(-4*i)-22,['SINAD:',num2str(sinad,4),'dB']);
text(0,(-4*i)-27,['SNR:',num2str(snr,4),'dB']);
text(0,(-4*i)-32,['E:',num2str(e,4),'bit']);
axis([0 fs/2 mindb-maxdb 0]);
grid;
```

```
function adcrs(sample,n,fs,fin)
%ADCRS processes the reconstructed sinewave from the binary ADC sample signal.
%   ADCRS(SAMPLE,N,FS,FIN) returns the reconstructed sinewave plot and others informations.
%   SAMPLE must be the matrix of ADC sample signal.
%   N must be the ADC number of bits.
%   FS must be the ADC sample frequency (in MHz) with precision.
%   FIN must be the ADC input signal frequency (in MHz) with precision.
%
%   Example
%       adcrs(data,10,40.07792379,4.430000)
%                   returns the reconstructed sinewave plot.

%   Copyright (c) 2000/2002 S&A-DCPL Philips Semiconductors
%   $Revision: 1.0 $ $Date: 08/IX/2000 $

%   Written by Stephane Jouin

warning off;

N=length(sample);
k=(fin/fs)*N;
for i=1:N
  rs(i)=k*i-N*fix(i*k/N);
end
for i=1:N-1
  y(rs(i))=sample(i);
end

plot(y);
title(['Rec. sinewave: Size: ',num2str(N,10),'samples/fclk: ',num2str(fs,10),'MSPS/fi:
',num2str(fin,10),'MHz']);
text(0,min(y),[num2str(min(y))],'FontSize',8);
text(0,max(y),[num2str(max(y))],'FontSize',8);

axis([0 N 0 2^n]);
grid;

warning on;
```